Howdy Logo
Glossary Hero image

The Howdy Glossary

Search terms in Glossary

Systemverilog

SystemVerilog is a hardware description and verification language for electronic design. An extension of the Verilog digital hardware description language, SystemVerilog brings features to help with system-on-chip (SoC) designs and complex ASIC (Application-Specific Integrated Circuit) development. It includes improved testbench constructs to write more advanced verification environments for RTL simulation, emulation or formal verification platforms. The language also provides additional constructs that allow engineers to describe design intent in a higher level of abstraction than pure logic operations traditionally described by Verilog. With the introduction of data types such as classes and object-oriented programming concepts, coupled with constrained randomization capabilities in its implementation of the functional coverage model, SystemVerilog supports both behavioral and structural descriptions which help close the gap between pre-silicon design validation and post-silicon testing phases.

Back